

## Claims:

1. An apparatus, comprising:  
a storage register to store first and second data values;  
a channel to store data; and  
a first, second, third and fourth terminal to provide hexadecimal data from the channel in accordance with the first and second data values decoded to select four active terminals and the first, second and third terminals to provide octal data from the channel in accordance with the first and second data values decoded to select three active terminals.
2. The apparatus of claim 1 further comprising:  
a terminal to provide a clock signal, wherein the hexadecimal data is changed with the clock signal; and  
a terminal to provide a strobe signal, wherein an identity of the channel is provided at the first, second, third and fourth terminals during the strobe signal.
3. The apparatus of claim 2 further comprising a terminal to receive a wait signal, wherein the hexadecimal data is not changed with the clock signal when the wait signal is received.
4. The apparatus of claim 1 further comprising:  
a terminal to provide a clock signal, wherein the octal data is changed with the clock signal; and  
a terminal to provide a strobe signal, wherein an identity of the channel is provided at the first, second and third terminals during the strobe signal.
5. The apparatus of claim 4 further comprising a terminal to receive a wait signal, wherein the octal data is not changed with the clock signal when the wait signal is received.

6. A device, comprising:  
a storage register to store a data field value;  
a channel to store data; and  
data terminals to provide data from the channel having a base value as determined by the data field value.
7. The device of claim 6, wherein octal data is provided from the data terminals in accordance with the data field value.
8. The device of claim 6, wherein hexadecimal data is provided from the data terminals in accordance with the data field value.
9. The device of claim 6, further comprising a terminal to supply a strobe signal, wherein an identification value of the channel is provided from the data terminals during the strobe signal.
10. A system, comprising:  
a first processor having a first set of terminals for outbound data and a second set of terminals for inbound data and including a register having a data field to determine the terminals in the first set that provide outbound data;  
a Static Random Access Memory (SRAM) memory coupled to the first processor; and  
a second processor having a first set of terminals for inbound data and coupled to the first set of terminals of the first processor, and a second set of terminals for outbound data and coupled to the second set of terminals of the first processor.
11. The system of claim 10, further comprising a register in the second processor having a data field to determine the terminals in the second set that provide outbound data.

12. The system of claim 10, further comprising a channel in the first processor to supply outbound data at the first set of terminals in a hexadecimal format in accordance with the data field.

13. The system of claim 10, further comprising a channel in the first processor to receive inbound data at the second set of terminals in a hexadecimal format in accordance with the data field.

14. The system of claim 10, further comprising a channel in the first processor to supply outbound data at the first set of terminals in an octal format in accordance with the data field.

15. The system of claim 10, further comprising a channel in the first processor to receive inbound data at the second set of terminals in an octal format in accordance with the data field.

16. The system of claim 10 wherein the first processor is an applications processor.

17. The system of claim 10 wherein the second processor is a baseband processor.

18. A method, comprising:  
writing a data bit of a data field;  
storing data in a storage device; and  
providing the stored data at data terminals in a first set of terminals,  
wherein a portion of the data terminals are inactive in accordance with a value of  
the data bit.

19. The method of claim 18 comprising receiving data at data terminals  
in a second set of terminals, wherein a portion of the data terminals are inactive  
in accordance with a value of the data bit.

20. The method of claim 18 further comprising providing a strobe signal  
in the first set of terminals, wherein the data terminals provide an identification  
of the storage device when the strobe signal is active.

21. The method of claim 20, further comprising providing a clock signal  
in the first set of terminals, wherein the data terminals provide the stored data in  
a hexadecimal format in clock cycles of the clock signal that follow the strobe  
signal.

22. The method of claim 20, further comprising providing a clock signal  
in the first set of terminals, wherein the data terminals provide the stored data in  
an octal format in clock cycles of the clock signal that follow the strobe signal.

23. A method, comprising:
- selecting data terminals from a group of data terminals to supply data;
  - supplying a clock signal from a first terminal;
  - supplying a strobe signal from a second terminal; and
  - providing data at the selected data terminals when the strobe signal is inactive, the data changing in accordance with the clock signal.
24. The method of claim 23, further comprising providing a third terminal that receives a wait signal that keeps the data provided at the data terminals from changing.
25. The method of claim 23, further comprising providing null data from the data terminals when a channel register that stores the data sent to the data terminals is empty.
26. The method of claim 25, further comprising supplying an identification value corresponding to the channel register from the selected data terminals when the strobe signal is active.

27. A method comprising:  
transferring data from an applications processor to a baseband processor  
through a first set of data pins; and  
transferring data from the baseband processor to the applications processor  
through a second set of data pins.
28. The method of claim 27 further comprising programming a register in  
the applications processor to select data pins from the first set of data pins to  
provide hexadecimal, octal or binary data.
29. The method of claim 27 further comprising programming a register in  
the baseband processor to select data pins from the second set of data pins to  
provide hexadecimal, octal or binary data.
30. The method of claim 28 wherein transferring data from an applications  
processor to a baseband processor further comprises transferring a clock signal to  
the baseband processor.
31. The method of claim 29 wherein transferring data from a baseband  
processor to an applications processor further comprises transferring a clock signal  
to the applications processor.

32. An article comprising a storage medium having stored thereon instructions, that, when executed by a computing platform, results in:
- (a) transferring data from an applications processor to a baseband processor through a first set of data pins; and
  - (b) transferring data from the baseband processor to the applications processor through a second set of data pins.

33. The article of claim 32, wherein the baseband processor includes a register, and wherein the instructions, when executed, further result in:

programming the register in the baseband processor to select data pins from the first set of data pins to provide hexadecimal, octal or binary data.

34. The article of claim 32, wherein the applications processor includes a register, and wherein the instructions, when executed, further result in:

programming the register in the applications processor to select data pins from the second set of data pins to provide hexadecimal, octal or binary data.